

Protecting Electronics Supply Chain from Design to Resign

Mark M. Tehranipoor

Intel Charles E. Young Preeminence Endowed Chair Professor in Cybersecurity



Outline



- Problem Statement and the Fundamentals
- Example Attacks
- Electronics Supply Chain Vulnerabilities
- PUF + ECID
- Counterfeit Electronics
- Logic Obfuscation / IP Encryption
- Hardware Trojans
- Research Challenges



Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved





- Problem Statement and the Fundamentals
- Example Attacks
- Electronics Supply Chain Vulnerabilities
- PUF + ECID
- Counterfeit Electronics
- Logic Obfuscation / IP Encryption
- Hardware Trojans
- Research Challenges





Florida Institute for Cybersecurity Research (FICS)


All Rights Reserved


























- Problem Statement and the Fundamentals
- Example Attacks
- Supply Chain Vulnerabilities
- PUF + ECID
- Counterfeit Electronics
- Logic Obfuscation / IP Encryption
- Hardware Trojans
- Research Challenges

Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

Example Attacks



Roy Zoppoth stands over a Xerox 914 copy machine, the world's first, which was used in soviet embassies all over the world. The machine was so complex that the CIA used a tiny camera designed by Zoppoth to capture documents copied on the machine by the soviets and retrieved them using a "Xerox repairman" right under the eyes of soviet security.



Photo from edit international courtesy of Roy Zoppoth



Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

15

Example Attacks



One Printer, One Virus, One Disabled Air Defense

Air defenses knocked out by the secret activation of code smuggled though in commercial hardware. This was back in 1991 and the first Iraq War, when the knockout blow was administered by a virus carried by a printer

Pentagon's 'Kill Switch': Urban Myth?

The Pentagon is worried that "backdoors" in computer processors might leave the American military vulnerable to an instant electronic shut-down. Those fears only grew, after an Israeli strike on an alleged nuclear facility in Syria. Many speculated that Syrian air defenses had been sabotaged by chips with a built-in 'kill switch" — commercial off-the-shelf microprocessors in the Syrian radar might have been purposely fabricated with a hidden "backdoor" inside. By sending a preprogrammed code to those chips, an unknown antagonist had disrupted the chips' function and temporarily blocked the radar."



Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

Example Attacks



DHS: Imported Consumer Tech Contains Hidden Hacker Attack Tools

▶ Top homeland securities have admitted instances where along with software, hardware components that are being imported from foreign parties and used in different US systems are being compromised and altered to enable easier cyber-attacks.



The Hunt for Kill Switch, IEEE Spectrum 2008

- ▶ Increasing threat to hardware due to globalization
- Extremely difficult to detect kill switches (utilized by enemies to damage/destroy opponent artillery during critical missions) as well as intentional backdoors (to enable remote control of chips without user knowledge), which may have huge consequences
- Example: Syrian's Radar during Israeli attack, French Government using kill switches intentionally as a form of active defense to damage the chips if they fall in hostile hands, and more...





Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

17

Security Attacks on Hardware



























Florida Institute for Cybersecurity Research (FICS)


All Rights Reserved


















- Problem Statement and the Fundamentals
- Example Attacks
- Electronics Supply Chain Vulnerabilities
- PUF + ECID
- Counterfeit Electronics
- · Logic Obfuscation / IP Encryption
- Hardware Trojans
- Research Challenges


Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved












- Problem Statement and the Fundamentals
- Example Attacks
- Supply Chain Vulnerabilities
- PUF + ECID
- Counterfeit Electronics
- Logic Obfuscation / IP Encryption
- Hardware Trojans
- Research Challenges

Florida Institute for Cybersecurity Research (FICS)


All Rights Reserved



Electronic Chip ID (ECID)



- ► ECID → Wafer X-Y locations, lot information, wafer number, speed/temperature grade, etc.
- ▶ Unique per die (ideally)
- Written in one-time programmable memory (OTP)



- Accessible via JTAG
 - ► IEEE 1149 → 'ECIDCODE' instruction to read ECID values
- ECID → Prevent counterfeit by re-marking
 - ▶ Retrieve speed/temperature grade from ECID
 - Compare with remarked IC

Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

3


ECID Limitation



- ECID can be cloned
 - ► An attacker can retrieve ECID from an authentic IC

Florida Institute for Cybersecurity Research (FICS)

▶ Authentic ECID → programmed in the OTP of the cloned IC



All Rights Reserved

Unclonable ID





- Electronic Chip IDs (ECID) can uniquely identify the device
- Unclonable IDs acting as a "fingerprint" data can be read at multiple stages and provide similar results (requires fuzzy logic to compare)
- Fingerprint Circuitry:
 - PUFs (Physical Unclonable Functions)
 - Repeatable test data
 - SRAM startup signatures, DRAM. FLASH, etc.
- PUFs can generate encryption keys, enabling the chip itself to act as a "root-of-trust"





Florida Institute for Cybersecurity Research (FICS)


All Rights Reserved





























Problem Statement and the Fundamentals Example Attacks Supply Chain Vulnerabilities PUF + ECID Counterfeit Electronics Logic Obfuscation / IP Encryption Hardware Trojans Research Challenges

































Fuse Based-CDIRs







- > The detection of counterfeit (used in the field) components will be performed through the measurement of resistance between
 - VDD and GND pins while setting Test pin to VDD for F-CDIR I, and
 - Test and GND for F-CDIR II.
- > If the component has been used before the measured resistance will be high (infinite).

U. Guin, D. Forte, and M. Tehranipoor, "Low-Cost On-Chip Structures for Combating Die and IC Recycling," Design Automation Conference (DAC), 2014.



Florida Institute for Cybersecurity Research (FICS)


All Rights Reserved


57

Other Counterfeit Types



- ▶ Overproduced ICs: To gain high profit by avoiding IP development
- ▶ **Defective ICs**: Defective parts may exhibit correct functionality and difficult to spot in supply chain
- ▶ Out-of-spec ICs: Rejected and out of spec ICs come to grey market
- ▶ Cloned ICs: Obtain the design files illegally and clone the device
- ► Remarked ICs: Markings on the package is changed to upgrade the chip (commercial → Military grade)
- ▶ IP Piracy: Stolen IPs are fabricated and placed in the market as either the original OCM's name or under a different name







Authentic


Counterfeit

Images: google.com



Florida Institute for Cybersecurity Research (FICS)


All Rights Reserved



SST Requirements



- Signature or response for each IC has to be different (and random)
- ▶ Provides functional-locking capability
- Provides scan locking mechanism
- ► Easy to implement, difficult to break
- Provides easy detection
- Easy communication between foundry/assembly and IP owner
- Ensure resiliency against different type of attacks





Logic Obfuscation Scan Chain Obfuscation





Florida Institute for Cybersecurity Research (FICS)


All Rights Reserved































Genuine vs. Fake Canon Speedlite 600EX-RT flash

Genuine vs. Fake Cisco router

Genuine vs. Fake Honda S300 PCB, as plug-in to the engine control unit



Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

69



Destructive Reverse Engineering













Using Sandpaper

Laser

Chemical













Using Fiberglass Scratch Brush

CNC (computer numerical control)

Dremel Tool


Joe Grand, USENIX Association, 2014.


Abrasive Blasting




Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved








Outline



- Problem Statement and the Fundamentals
- Example Attacks
- Supply Chain Vulnerabilities
- PUF + ECID
- Counterfeit Electronics
- Logic Obfuscation / IP Encryption
- Hardware Trojans
- Research Challenges

Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved



Hardware Obfuscation





- Techniques aimed at locking intellectual property and/or making it unintelligible for unauthorized parties
- > Protects against
 - Overproduction: Prevents manufacturing of ICs/ICs with IPs beyond contracted amount by untrusted foundry
 - IP Piracy: Prevent unauthorized use of semiconductor intellectual property cores in designs
 - IC Piracy: Unauthorized use/reselling of manufactured ICs by untrusted foundry
 - Trojan insertion: Prevents malicious tampering of design as functionality is obfuscated
- > Can be applied at several abstraction levels of the design
 - Register Transfer Level (RTL)
 - Gate Level
 - Layout / Level



Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved






Logic Obfuscation – FSM based Approach



- Add an obfuscated mode on top of the original transition functionality.
- Obfuscation pattern guides the circuit to normal mode.
- Transition arc K3 offers the sole design route from obfuscated mode to normal mode
- Obfuscation also protects original functionality – prevents IP Piracy from an untrusted foundry



Bhunia, et. al., "HARPOON: an obfuscation-based SoC design methodology for hardware protection," TCAD 2009.



Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

79


FLORIDA

IEEE P1735



- Piracy
 Prevent IP
 piracy
 - Primary purpose → Protect confidentiality and integrity
 - ▶ Rights management → Control IP visibility
 - Supports licensing → Restrict access to particular IP users
 - ▶ Digest → Prevents tampering with key block








All Rights Reserved


80


Florida Institute for Cybersecurity Research (FICS)





















Outline



- Problem Statement and the Fundamentals
- Example Attacks
- Supply Chain Vulnerabilities
- PUF + ECID
- Counterfeit Electronics
- Logic Obfuscation / IP Encryption
- Hardware Trojans
- Research Challenges

Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved



IP Trust



- > IPs from untrusted vendors need to be verified for trust before use in a system design
- How can one establish that the IP does exactly as the specification, nothing less nothing more?
- > IP cores: soft IP, firm IP and hard IP
- > Challenges:
 - No known golden model for the IP as that for IC
 - Soft IP is just a code so that we cannot read its implementation
 - No side-channel information



Florida Institute for Cybersecurity Research (FICS)


All Rights Reserved

9

IC Trust



- > The objective is to ensure that the fabricated chip/system will carry out only our desired function and nothing more.
- > Challenges:
 - Tiny: several gates to millions of gates
 - Quiet: hard-to-activate (rare event) or triggered itself (time-bomb)
 - Hard to model: human intelligence
 - Conventional test and validation approaches fail to reliably detect hardware Trojans.
 - Focus on manufacture defects and does not target detection of additional functionality in a design





Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

Classification of Trojan Detection Approaches Trojan Detection Approaches Non-destructive Destructive Test-time Delay Run-time Monitoring Quiescent Current Logic Test Transient Current Side-channel Analysis Radiation Multiple-parameter > Destructive Approach: expensive and time consuming Reverse engineering to extract layer-by-layer images by using Scanning Electron Microscope Identify transistors or gates and routing elements by using a template-matching approach Florida Institute for Cybersecurity Research (FICS) All Rights Reserved

Logic Testing Approach



> Logic-testing approach focuses on test-vector generation for

- Activating a Trojan circuit
- Observing its malicious effect on the payload at the primary outputs
- Both functional and structural test vectors are applicable.

> Pros & Cons:

- Pros: straight-forward and easy to differentiate
- Cone
 - The difficulty in exciting or observing low controllability or low observability nodes.
 - Intentionally inserted Trojans are triggered under rare conditions.
 (e.g., sequential Trojans)
 - It cannot trigger Trojans that are activated externally and can only observe functional Trojans.



Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

Side-Channel Analysis-Based Approaches



- ➤ All the side-channel analyses are based on observing the effect of an inserted Trojan on a physical parameter such as
 - IDDQ: Extra gates will consume leakage power.
 - IDDT: Extra switching activities will consume more dynamic power.
 - Path delay: Additional gates and capacitance will increase path delay.
 - EM: Electromagnetic radiation due to switching activity

> Pros & Cons

- Pros: It is effective for Trojan which does not cause observable malfunction in the circuits.
- Cons: Large process variations in modern nanometer technologies and measurement noise can mask the effect of the Trojan circuits, especially for small Trojan.



Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

9

Design for Hardware Trust



- Since detecting Trojan is extremely challenging, design for hardware trust approaches are proposed to
 - Improve hardware Trojan detection methods
 - Improve sensitive to power and delay
 - Rare event removal
 - Prevent hardware Trojan insertion
 - Design obfuscation
 - BISA




Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

Logic obfuscation



- > Specified pattern is able to guide the circuit into its normal mode.
- The transition arc K3 is the only way the design can enter normal operation mode from the obfuscated mode.





Florida Institute for Cybersecurity Research (FICS)


All Rights Reserved

97

Prevention



- > Floorplanning tools typically are conservative to limit the density of cells in order to assure routability.
 - This often leaves small gaps between cells, and it is impossible to fill 100% of the area with standard cells in VLSI designs.



Unused spaces will be filled with filler cells or decoupling capacitor cells in order to reduce the design rule check (DRC) violations created by the case layers and to ensure power rail connection.




Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

BISA: Built-In Self-Authentication



- > All hardware Trojans (except parametric Trojan) need extra gates for Trojan triggers and payloads to perform particular malicious behaviors.
- > Since these inserted filler cells don't have functionality, attackers can easily identify them and remove them to create space for their Trojan gates.
- > Thus, we propose a Trojan-insertion prevention technique, called built-in self-authentication (BISA), to effectively handle these unused spaces in the layout.





Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

99

BISA: Built-In Self-Authentication





- > BISA can fill unused spaces in a circuit layout with functional standard cell (BISA cell) instead of conventional non-functional filler cells.
- > Inserted BISA cells will be connected to form a number of combinational circuits, called BISA blocks.
- > A Logic BIST structure is used to test all BISA blocks.
- ➤ If any BISA cell is removed or changed by attackers, a wrong signature will be generated.
- Additionally, BISA cells can also provide decoupling capacitance when original circuits are working.
- ➤ Since BISA and original circuits are two independent circuits, BISA's impact is negligible.





Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved









Potential Attacks



- > It is difficult for an adversay to identify BISA cells.
 - BISA cells are the same as other circuit cells.
- > Assume attackers can identify them:
 - Removal attack: Simply removing cells
 - Original circuit: it will change the functinality.
 - BISA circuit: it will change the functinality.
 - Redesign attack: changing cells
 - Original circuit: it may change the functinality or chip dimensions.
 - BISA circuit: it may change the functinality.
 - Resizing attack: sizing to smaller cells
 - Original circuit: it may impact chip performance.
 - BISA circuit: BISA cells are already minimimum-sized.
 - TPG/ORA attack:
 - Any change will lead to a different signature.



Florida Institute for Cybersecurity Research (FICS)


All Rights Reserved


105

Results and Analysis




Implementation: DES3_area (from OpenSparc)






Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved





Outline




- Problem Statement and the Fundamentals
- Example Attacks
- Supply Chain Vulnerabilities
- Counterfeit Electronics
- Hardware Trojans
- PUF + ECID
- Logic Obfuscation / IP Encryption
- Research Challenges



Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

109



- · Attack-resilient logic obfuscation
- Reliable PUF
- Better ECID
- Low-cost counterfeit detection approaches
 - New techniques for analog ICs
 - · Low cost track and trace
- Detection of hardware Trojans in commercial off the shelf components (COTS)
- Third party IP (3PIP) trust analysis



Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

References



- P. Mishra, S. Bhunia, and M. Tehranipoor, Hardware IP Security and Trust: Validation and Test, Springer, 2017.
- D. Forte, S. Bhunia, and M. Tehranipo or, Hardware Protection through Obfuscation, Springer, 2017.
- M. Tehranipoor, U. Guin, and D. Forte, Counterfeit Integrated Circuits: Detection and Avoidance, Springer, Dec. 2014
- > M. Tehranipoor, H. Salmani, and X. Zhang, IC Authentication: Hardware Trojan and Counterfeit Detection, Springer, Jan. 2014.
- M. Tehranipoor and C. Wang, Introduction to Hardware Security and Trust, Springer, June 2011.
- M. Tehranipoor, U. Guin, and S. Bhunia, "Invasion of the Hardware Snatchers: Fake Hardware Could Open the Door to Malicious Malware and Critical Failure," IEEE Spectrum, 2017.
- > B. Shakya, H. Salmani, D. Forte, S. Bhunia, and M. Tehran ipoor, "Benchmarking of Hardware Trojans and Maliciously Affected Circuits," Journal of Hardware and Systems Security (HaSS), 2017.
- Z. Guo, J. Di, M. Tehranipoor, and D. Forte, 'Obfuscation-based Protection Framework Against Printed Circuit Boards Unauthorized Operation and Reverse Engineering,' ACM Transactions on Design Automation of Electronic Systems (TODAES), 2017.
- K. Yang, D. Forte, and M. Tehranipoor, "CDTA: A Comprehensive Solution for Counterfeit Detection, Traceability and Authentication in IoT Supply Chain," ACM Transactions on Design Automation of Electronic Systems (TODAES), 2017.
- > U. Guin, S. Bhunia, D. Forte, and M. Tehranipoor, "SMA: A System-Level Mutual Authentication for Protecting Electronic Hardware and Firmware," Transactions on Dependable and Secure Computing (TDSC), Oct. 2016.
- M. Alam, H. Shen, N. Asadi, M. Tehranipoor, and D. Forte, "Impact of X-ray Tomo graphy on the Reliability of Integrated Circuits," IEEE Transaction on Device and Materials Reliability, vol. 7, Issue 1, March 2017.
- N. Asadi, M. Tehranipoor, and D. Forte, "PCB Reverse Engineering Using Non-destructive X-ray Tomography and Advanced Image Processing," IEEE Transactions on Components, Packaging and Manufacturing Technology (TCPMT), Vol. 7, Issue 2, Feb. 2017.
- K. Xiao, D. Forte, Y. Jin, R. Karri, S. Bhunia, and M. Tehranipoor, "Hardware Trojans: Lessons Learned After One Decade of Research," ACM Transactions on Design Automation of Electronic Systems (TODAES), Vol. 22, Issue 1, Dec. 2016.



Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

111

References



- Y. Xie, C. Bao, C. Serafy, T. Lu, A. Srivastava, and M. Tehranipoor, "Security and Vulnerability Implications of 3D ICs," IEEE Trans. on Multi-Scale Computing Systems (TMSCS), Vol. 2, Issue 2, June 2016.
- > U. Guin, Q. Shi, D. Forte, and M. Tehranipoor, "FORTIS: A Comprehensive Solution for Establishing Forward Trust for Protecting IPs and ICs," ACM Transactions on Design Automation of Electronic Systems (TODAES), May 2016.
- > H. Salmani and M. Tehranipo or, "Vulnerability Analysis of a Circuit Layout to Hardware Trojan Insertion," IEEE Transactions on Information Forensics & Security (TIFS), Vol. 11, Issue 6, June 2016.
- > T. Rahman, F. Rahman, D. Forte, and M. Tehranipoor, "An Aging-Resistant RO-PUF for Reliable Key Generation," IEEE Transactions on Emerging Topics in Computing (TETC), Vol. 4, Issue 3, July 2016.
- U. Guin, D. Forte, and M. Tehranipoor, 'Design of Accurate Low-Cost On-Chip Structures for Protecting Integrated Circuits Against Recycling,' IEEE Transactions on VLSI (TVLSI), Vol. 24, Issue 4, April 2016.
- S. Quadir, J. Chen, D. Forte, N. Asadi, S. Shahbaz, L. Wang, J. Chandy, and M. Tehranipoor, "A Survey on Chip to System Reverse Engineering," ACM Journal on Emerging Technologies in Computing Systems (JETC), Vol. 13, Issue 1, Dec. 2016.
- K. Xiao, D. Forte, and M. Tehranipoor, "A Novel Built-In Self-Authentication Technique to Prevent Inserting Hardware Trojans," IEEE Transactions on CAD (TCAD), vol. 33, no. 12, pp. 1178-1791, 2014.
- U. Guin, K. Huang, D. DiMase, J. Carulli, M. Tehranipoor, Y. Makris, "Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain," Proceedings of IEEE, vol. 102, no. 8, pp. 1207-1228, 2014.
- Z. Collier, D. DiMase, S. Walters, M. Tehranipoor, J. Lambert, and I. Linkov, "Risk-Based Cybersecurity Standards: Policy Challenges and Opportunities," IEEE Computer Magazine, pp. 70-76, Jan. 2014.
- U. Guin, D. DiMase, and M. Tehranipoor, "Counterfeit Integrated Circuits: Detection, Avoidance, and the Challenges Ahead," Journal of Electronic Testing: Theory and Applications (JETTA), vol. 30, no. 1, pp. 9-23, Feb. 2014.
- U. Guin, D. DiMase, and M. Tehranipo or, "A Comprehensive Framework for Counterfeit Defect Coverage Analysis and Detection Assessment," Journal of Electronic Testing: Theory and Applications (JETTA), vol. 30, no. 1, pp. 25-40, Jan. 2014. U. Guin, D. DiMase, and M. Tehranipo or, "A Comprehensive Framework for Counterfeit Defect Coverage Analysis and Detection Assessment," Journal of Electronic Testing: Theory and Applications (JETTA), vol. 30, no. 1, pp. 25-40, Jan. 2014



Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

References



- Francis Wolff, Christos Papachristou, Rajat Subhra Chakraborty, and Swarup Bhunia, "Towards Trojan-Free Trusted ICs: Problem Analysis and a Low-Overhead Detection Scheme", Design Automation and Test in Europe (DATE), pp. 1362-1365, 2008.
- Rajat Subhra Chakraborty, Somnath Paul, and Swarup Bhunia, "On-Demand Transparency for Improving Hardware Trojan Detectability", IEEE Hardware Oriented Security and Trust (HOST) Workshop, pp. 48-50, 2008.
- Rajat Subhra Chakraborty, Francis Wolff, Somnath Paul, Christos Papachristou and Swarup Bhunia, "MERO: A Statistical Approach for Hardware Trojan Detection", Workshop on Cryptographic Hardware and Embedded Systems (CHES), 2009.
- Rajat Subhra Chakraborty and Swarup Bhunia, "Security against Hardware Trojan through a Novel Application of Design Obfuscation," IEEE International Conference on Computer Aided Design (ICCAD), pp. 113-116, 2009.
- Seetharam Narasimhan, Dongdong Du, Rajat Subhra Chakraborty, Somnath Paul, Francis Wolff, Chris Papachristou, Kaushik Roy and Swarup Bhunia, "Multiple-Parameter Side-Channel Analysis: A Non-invasive Hardware Trojan Detection Approach", IEEE Symposium on Hardware Oriented Security and Trust (HOST), 2010.
- Dongdong Du, Seetharam Narasimhan, Rajat Subhra Chakraborty and Swarup Bhunia, "Sdf-Referencing: A Scalable Side-Channel Approach for Hardware Trojan Detection", Workshop on Cryptographic Hardware and Embedded Systems (CHES), 2010.
- Seetharam Narasimhan, Xinmu Wang, Dongdong Du, Rajat Subhra Chakraborty, and Swarup Bhunia, "TeSR: A Robust Temporal Self-Referencing Approach for Hardware Trojan Detection", 4th IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), 2011.
- M. Tehranipoor, H. Salmani, X. Zhang, X. Wang, R. Karri, J. Rajendran and K. Rosenfeld, "Trustworthy Hardware: Trojan Detection Solutions and Design-for-Trust Challenges", IEEE Computer Magazine, Vol. 44, Issue 7, pp. 66-74, 2011.
- R. Karri, J. Rajendran, K. Rosenfeld, and M. Tehranipo or "Trustworthy Hardware: Identifying and Classifying Hardware Trojans", IEEE Computer Magazine, Vol. 43, Issue 10, pp. 39-46, October 2010.



Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved

113



Mark M. Tehranipoor, PhD

Intel Charles E. Young Preeminence Endowed Chair Professor in Cybersecurity Electrical and Computer Engineering Department, University of Florida

Electrical and Computer Engineering Department, Oniversity of Florid

Florida Institute for Cybersecurity (FICS) Research

Phone: 352-392-2585

FICS Research: http://fics-institute.org/

Personal Page: http://tehranipoor.ece.ufl.edu/index.html



Florida Institute for Cybersecurity Research (FICS)

All Rights Reserved