# An Area-Optimized Serial Implementation of ICEPOLE Authenticated Encryption Schemes

<u>Michael Tempelmeier</u>\*, Fabrizio De Santis\*, Jens-Peter Kaps<sup>‡</sup> and Georg Sigl<sup>†\*</sup>

\*Technical University of Munich, <sup>‡</sup>George Mason University, <sup>†</sup>Fraunhofer AISEC



### CAESAR

<u>Competition for Authenticated Encryption:</u> <u>Security, Applicability, and Robustness</u>

#### **Important Dates:**

- 2013 January: Competition announced
  2014 March: Deadline for first-round submissions
- 2015 July:
- 2015 December:
- Today: HOST2016
- 2016 May (tentative):
- Announcement of second-round candidates Deadline for second-round Verilog/VHDL
- **Deadline for second-round Verilog/VHDL**

- 2016 June:
- 2017 December:

Announcement of third-round candidates Announcement of final portfolio

#### **ICEPOLE**

**Motivation** 

- No (serial) hardware implementations so far
- Low area implementations important for ٠ fair comparison
- Deadline for hardware implementations is nigh • → Straight forward implementation will be published soon



### ПП

#### Agenda

- ICEPOLE-128
  - Overview
  - State organisation
  - Round function
  - Corner case: Kappa step
- Slice-serial Implementation
  - 20 bit architecture
  - I/O-Interface
- Results
- Conclusion & Outlook



#### **ICEPOLE-128**



"High-speed, hardware-oriented family of single-pass authenticated encryption schemes"

- Duplex construction (similar to sponge construction like SHA-3)
- 128-bit key, nonce, secret message number (SMN), tag
- Up to 1024-bit block size (associated data, plaintext, cipher text)



#### **Permutation Layer**

#### State Organisation

- 1280-bit (capacity and rate)
- 4 x 5 x 64 cube

#### **Round Function**

 $R=\kappa\circ\psi\circ\pi\circ\rho\circ\mu$ 

- μ linear transformation of the slices
- ρ linear rotation of each word
- π linear permutation of the words
- ψ nonlinear permutation of one row
- κ addition of round constant



### **Round Function**

 $\mathsf{R} = \kappa \circ \psi \circ \pi \circ \rho \circ \mu$ 

#### µ Step

- GF(2<sup>5</sup>) multiplication modulo  $x^5 + x^2 + 1$
- Main source of diffusion
- Linear transformation of the slices
   only XORs needed

$$\begin{bmatrix} 2 & 1 & 1 & 1 \\ 1 & 1 & 18 & 2 \\ 1 & 2 & 1 & 18 \\ 1 & 18 & 2 & 1 \end{bmatrix} \begin{bmatrix} Z_0 \\ Z_1 \\ Z_2 \\ Z_3 \end{bmatrix} = \begin{bmatrix} 2Z_0 + Z_1 + Z_2 + Z_3 \\ Z_0 + Z_1 + 18Z_2 + 2Z_3 \\ Z_0 + 2Z_1 + Z_2 + 18Z_3 \\ Z_0 + 18Z_1 + 2Z_2 + Z_3 \end{bmatrix}$$



## ПШ

### **Round Function**

 $\mathsf{R} = \kappa \circ \psi \circ \pi \circ \rho \circ \mu$ 

#### ρ Step

- Rotation of each word with a different offset: r(x, y)
- Mixes information between slices

 $S[z'] = S[z + r(x, y) \bmod 64]$ 



### ТШ

### **Round Function**

 $\mathsf{R} = \kappa \circ \psi \circ \mathbf{\pi} \circ \rho \circ \mu$ 

#### π Step

- Linear permutation of the words in the state
- No additional logic required

 $S[x'][y'] \leftarrow \pi(S[x][y])$ 

 $x' \coloneqq (x + y) \mod 4$  $y' \coloneqq (((x + y) \mod 4) + y + 1) \mod 5$ 



Picture from:

Morawiecki, Paweł, et al. [presentation slides] "ICEPOLE: high-speed, hardware-oriented authenticated encryption." – CHES 2014. created with Isometric Drawing Tool: http://illuminations.nctm.org

### **Round Function**

 $\mathsf{R} = \kappa \circ \psi \circ \pi \circ \rho \circ \mu$ 

#### ψ Step

- Nonlinear transformation of the state
- 5 bit s-box maps input  $M_k$  to output  $Z_k$

$$Z_{k} = M_{k} \bigoplus (\overline{M}_{k+1} \wedge M_{k+2})$$
$$\bigoplus (\overline{M}_{0} \wedge \overline{M}_{1} \wedge \overline{M}_{2} \wedge \overline{M}_{3} \wedge \overline{M}_{4})$$
$$\bigoplus (M_{0} \wedge M_{1} \wedge M_{2} \wedge M_{3} \wedge M_{4})$$



### **Round Function**

 $\mathsf{R} = \mathbf{\kappa} \circ \boldsymbol{\psi} \circ \boldsymbol{\pi} \circ \boldsymbol{\rho} \circ \boldsymbol{\mu}$ 

к Step

Adds a round constant to each round:
 S[0][0] ≔ S[0][0] ⊕ const[roundNumber]

 Constants should be generated by LFSR with feedback polynomial:

 $f(x) = 1 + x^{60} + x^{61} + x^{63} + x^{64}$ 



#### **Corner Case: Kappa**

- Constants **cannot** be generated with the proposed 64-bit LFSR!
- Instead: two 32-bit shift registers and nonlinear feedback path



Two modes:

- <u>Update:</u> Zero input, nonlinear feedback (right shift)
- <u>Shift:</u> Left shift out for endianness in serial implementation (same state after 64 cycles)

#### **Round Function**

Summary

#### **Round Function**

 $\mathsf{R} = \kappa \circ \psi \circ \pi \circ \rho \circ \mu$ 

- $\mu$ : slice  $\rightarrow$  slice
- $\rho$ : word  $\rightarrow$  word
- $\pi$ : slice  $\rightarrow$  slice

#### Slice Serial Architecture

- $\psi$ : row  $\rightarrow$  row  $\rightarrow$  four parallel  $\psi$ : slice  $\rightarrow$  slice
- $\kappa$ : word  $\rightarrow$  word  $\rightarrow$  serialised: bit  $\rightarrow$  bit

#### State Organisation

- 20 x 64 bit shift enable registers (ρ)
- Access to the same bits of all words at the same time  $(\kappa, \psi, \pi, \mu)$



#### **Hardware Implementation**

Slice Serial Architecture



#### I/O-Interface

How to load the state?

#### Slices vs. words

- Determines time to load/process one input block
- High influence on throughput

#### Slice serial:

- Input data must be reordered

🕂 Fast

#### Bit serial:

Only parallel serial converter needed

Slow

### **Implementation Results**

#### Low-Area (ICEPOLE-128)

Device		Area		Freq. max.	Throughput
	Slices	LUTs	FFs	(MHz)	(Mbps)
Spartan-3E	951	1,846	1,620	157	197
Virtex-6	274	946	1,618	374	468
Artix-7	359	957	1,618	296	370

Area (slices) can be shrunk to 50% (realised in subsequent work):

- Use SRLC16E instead of flip flops for state
- Change endianness  $\rightarrow$  change  $\rho$  step  $\rightarrow S[z] = S[64 (z + r(x, y) \mod 64)]$  $\rightarrow$  change  $\kappa$  step  $\rightarrow$  no multiplexers are needed

#### **Implementation Results**

#### Low-Area (XILINX VIRTEX-6)

Design	Area (Slices)	Throughput (Mbps)	Throughput/Area (Mbps/Slices)
ICEPOLE-128	274	468	1.710
Keyak [1]	218	688	3.154
AES-CCM [2]	190	474	2.474
AES-GCM [1]	350	127	0.363

[1] P. Yalla, E. Homsirikamol, and J.-P. Kaps, "Comparison of multi-purpose cores of Keccak and AES," DATE 2015

[2] AES-CCM Core family for Xilinx FPGA, Helion Technology Limited, Fulbourn, Cambridge CB21 5DQ, England, 2011

#### **Conclusion & Outlook**

- ICEPOLE is a promising candidate
- However: some flaws in documentation can be remedied:
  - к Step
  - State description

- Interface is important in serial implementations
  - → Standardized I/O interface needed!
  - → Maybe the "GMU Hardware API for Authenticated Ciphers"?



#### **Questions?**

