






**“VAX – when you care to steal the very best”**

## □ Goal: Reverse engineer the IC to learn

- Functionality
- Internal structure
- Manufacturing process details

## □ Uses for the extracted information

- Steal intellectual property and secrets
- Create clones or insert Trojans
- Enhance other attacks




## □ Goal: Reverse engineer the IC to learn

- Functionality
- Internal structure
- Manufacturing process details

## □ Uses for the extracted information

- Steal intellectual property and secrets
- Create clones or insert Trojans
- Enhance other attacks





```
Require:  $n \geq 0 \vee x \neq 0$   
Ensure:  $y = x^n$   
 $y \leftarrow 1$   
if  $n < 0$  then  
     $X \leftarrow 1/x$   
     $N \leftarrow -n$   
else  
     $X \leftarrow x$   
     $N \leftarrow n$   
end if
```

## □ Goal: Reverse engineer the IC to learn

- Functionality
- Internal structure
- Manufacturing process details

## □ Uses for the extracted information

- Steal intellectual property and secrets
- Create clones or insert Trojans
- Enhance other attacks




**Clone ICs**

## □ Goal: Reverse engineer the IC to learn




- Functionality
- Internal structure
- Manufacturing process details

## □ Uses for the extracted information

- Steal intellectual property and secrets
- Create clones or insert Trojans
- Enhance other attacks



- ❑ **Attacker has direct prolonged physical access**
  - Multiple (but not unlimited) samples
- ❑ **State-of-art IC reverse engineering capabilities**
  - De-packaging and de-layering
  - Advanced probing and imaging
  - Side-channel examination
- ❑ **Design & manufacturing secured by other means**



# Reverse Engineering Countermeasures



- ❑ Tamper resistant design
- ❑ Keyed logic and FSMs<sup>1 2</sup>
- ❑ Camouflaged gates<sup>3 4</sup>

<sup>1</sup>Y. Alkabani et al., "Active Hardware Metering for IP Protection and Security", USENIX'07.

<sup>2</sup>J. Rajendran et al., "Security Analysis of Logic Obfuscation", DAC'12.

<sup>3</sup>J. Rajendran et al., "Security Analysis of Integrated Circuit Camouflaging", CCS'13.

<sup>4</sup> SypherMedia Circuit Camouflage Technology [Online]. Available: [http://www.smi.tv/camo\\_data\\_sheet.pdf](http://www.smi.tv/camo_data_sheet.pdf)




- ❑ **Hide logical function of gate from attacker**
- ❑ **Use look-alike gates**
  - Very similar layouts
  - Different Boolean function
- ❑ **Replace some gates w/ camouflaged ones**

<sup>1</sup>J. Rajendran et al., "Security Analysis of Integrated Circuit Camouflaging", CCS'13.


<sup>2</sup> SypherMedia Circuit Camouflage Technology [Online]. Available: [http://www.smi.tv/camo\\_data\\_sheet.pdf](http://www.smi.tv/camo_data_sheet.pdf)




# Example Camouflaged Gates




[J. Rajendran et al.]



[J. Rajendran et al.]



SypherMedia Regular AND2 gate<sup>2</sup>



SypherMedia AND2 look-alike gate<sup>2</sup>



<sup>1</sup>J. Rajendran et al., "Security Analysis of Integrated Circuit Camouflaging", CCS'13.

<sup>2</sup> SypherMedia Circuit Camouflage Technology [Online]. Available: [http://www.smi.tv/camo\\_data\\_sheet.pdf](http://www.smi.tv/camo_data_sheet.pdf)

# Issues w/ Current Camouflaged Gates

- ❑ **Security relies on limited RE resolution**
  - Dummy contact detectable with careful de-processing
  - Look-alike gates may be discernable
- ❑ **Incompatibility w/ standard process and tools**
  - Additional mask layers and process steps
  - DRC waivers and non-standard structures
- ❑ **High area, power, and delay overheads**
  - Up to 4x, 5.5x, and 1.8x respectively
  - Limits # of gates that can be feasibly camouflaged

# Threshold Voltage Defined Logic (TVD)



- Today's processes offer multiple transistor  $V_{TH}$ 's
- Devices differ only in # ions implanted in channel
- Allow designers to trade-off speed and power



Can we build a gate that uses  $V_{TH}$  to set function?

## □ DARPA 2015 Young Faculty Award Call

Technical Area One: **Threshold-Defined Logic Engines:** YFA proposers are invited to submit ideas for CMOS chip architectures which enable a single fixed chip design and layout to present as multiple disparate logic engines, where **each logic engine is defined solely by the threshold voltages asserted on each device during manufacturing.** The logic engines must be distinct from one another, with each being stable and robust to conventional process / voltage / temperature (PVT) tolerances. Proposers should not offer conventional ROM/ROS memory array solutions which are personalized by threshold or enhancement/depletion mode NMOS or PMOS; but rather very specific true logic engines which assume very different personalities given the same inputs, dependent only upon the threshold voltages selected. Assume that the threshold voltages available are limited to the three typical current device offerings made available by the major fabs:

- High  $V_t$ , low leakage, lower performance bulk PFETs and NFETs
- Regular  $V_t$ , nominal leakage, nominal performance bulk PFETs and NFETs
- Low  $V_t$ , high leakage, high performance bulk PFETs and NFETs

# Reverse Engineering Transistor $V_{TH}$



- ❑ **Can the attacker read out the  $V_{TH}$ ?**
  - Yes and no ...
- ❑ **Yes – Can measure individual device channel doping**
  - Spreading resistance profiling<sup>1</sup>
  - Secondary ion-mass spectrometry<sup>2</sup>
  - Scanning capacitance microscopy<sup>3</sup>
- ❑ **No – Infeasible for large scale RE**
  - Limited spatial resolution and accuracy
  - Large number of device  $V_{TH}$ 's to probe out
  - Unsuitable for chip-scale RE

<sup>1</sup> W. Vandervorst et al., "Spreading resistance roadmap towards and beyond the 70nm technology", Journal of Vac. Sci and Tech., 2002.

<sup>2</sup> N. Duhayon et al., "Assessing the performance of two-dimensional dopant profiling techniques", Journal of Vac. Sci and Tech., 2004.


<sup>3</sup> C. C. Williams, "Two-dimensional Dopant Profiling by Scanning Capacitance Microscopy", Annual Review of Materials Sci., 1999.



# TVD Camouflaging Advantages

- ❑ **Security not reliant on limited RE resolution**
  - $V_{TH}$  to set logic function, otherwise identical layout
- ❑ **Fully CMOS logic process compatible**
  - No special layers, masks, or DRC waivers needed
- ❑ **Modest area, power, and delay overheads**
  - Large-scale camouflaging of gates feasible
- ❑ **Low side-channel emissions (power/timing)**
  - Due to differential structure and homogeneity

# Sense-Amplifier Based Logic




A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

- Dual-rail dynamic amplifying logic family
- Two phases of operation
  - Pre-charge
  - Evaluate




# Sense-Amplifier Based Logic



A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

- ❑ **Dual-rail dynamic amplifying logic family**
- ❑ **Two phases of operation**
  - Pre-charge
  - Evaluate


# Sense-Amplifier Based Logic



A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

- ❑ Dual-rail dynamic amplifying logic family
- ❑ Two phases of operation
  - Pre-charge
  - Evaluate


# Sense-Amplifier Based Logic



A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

- ❑ Dual-rail dynamic amplifying logic family
- ❑ Two phases of operation
  - Pre-charge
  - Evaluate


# Sense-Amplifier Based Logic



A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1


- Dual-rail dynamic amplifying logic family
- Two phases of operation
  - Pre-charge
  - Evaluate

# Generic 2-input TVD Logic Gate




- ❑ **Generic differential pull-down network**
- ❑ **Both left & right branches conduct (asymmetrically)**
- ❑ **Current difference ( $\Delta I$ ) amplified when gate fires**
- ❑ **Use different  $V_{TH}$  implants to introduce  $\Delta I$**

# Example: 2-input TVD XOR Gate



A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1


# Example: 2-input TVD XOR Gate



A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

— 1  
— 0

# Example: 2-input TVD XOR Gate




A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

— 1  
— 0




# Example: 2-input TVD XOR Gate



A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

— 1  
— 0

# Example: 2-input TVD XOR Gate




A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

■ Low- $V_{TH}$   
■ High- $V_{TH}$

— 1  
— 0

# Example: 2-input TVD XOR Gate




A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

Low- $V_{TH}$   
 High- $V_{TH}$

1  
 0

# Example: 2-input TVD XOR Gate




A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

Low- $V_{TH}$   
 High- $V_{TH}$

1  
 0

# Example: 2-input TVD XOR Gate




A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

Low- $V_{TH}$   
 High- $V_{TH}$

1  
 0


# Example: 2-input TVD XOR Gate



A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

■ Low- $V_{TH}$   
■ High- $V_{TH}$


# Example: 2-input TVD XOR Gate



A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

Low- $V_{TH}$   
 High- $V_{TH}$

# Example: 2-input TVD XOR Gate




A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

■ Low- $V_{TH}$   
■ High- $V_{TH}$




# Example: 2-input TVD XOR Gate



A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

Low- $V_{TH}$   
 High- $V_{TH}$


# Example: 2-input TVD XOR Gate



A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

Low- $V_{TH}$   
 High- $V_{TH}$


# Example: 2-input TVD XOR Gate



A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1


Low- $V_{TH}$   
 High- $V_{TH}$

# Example: 2-input TVD XOR Gate




A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

# 3-Input TVD Logic Gate




- ❑ Implements any 3-input Boolean function
- ❑ TVD concept scales to any n-input gate
- ❑ Number of parallel strings increases exponentially ( $2^n$ )

# Chaining TVD Logic Gates



A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1


# Chaining TVD Logic Gates




TVD XOR

A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

# Chaining TVD Logic Gates




- ❑ TVD logic chains like domino logic
- ❑ Coloring TVD logic
  - Use the other phase of clock for evaluation
- ❑ Logic divided into two phases
  - Halves operate at the opposite clock phases
  - Latches between the phases







# Chaining TVD Logic Gates




- ❑ TVD logic chains like domino logic
- ❑ Coloring TVD logic
  - Use the other phase of clock for evaluation
- ❑ Logic divided into two phases
  - Halves operate at the opposite clock phases
  - Latches between the phases




# Chaining TVD Logic Gates



- ❑ TVD logic chains like domino logic
- ❑ Coloring TVD logic
  - Use the other phase of clock for evaluation
- ❑ Logic divided into two phases
  - Halves operate at the opposite clock phases
  - Latches between the phases




# 2-input TVD Logic Gate Layout



- ❑ Industrial 65nm bulk CMOS process
- ❑ 2.86  $\mu\text{m}$  x 3.45  $\mu\text{m}$  gate
- ❑ Symmetric layout to minimize systematic offsets

- Industrial 65nm bulk CMOS process
- Comparison between
  - Standard CMOS library
  - TVD Logic
- Post-layout extracted simulation
- XOR, AND, and OR gates



## □ VLSI Metrics

- Layout area
- Gate delay
- Power


## □ Security Metrics

- Power SCA: Normalized energy deviation (NED)


$$\text{NED} = \frac{\max(E) - \min(E)}{\max(E)} \quad E = VDD \cdot \int_0^T \text{IDD}(t) dt$$

- Timing SCA: Maximum deviation in delay (MDD)


$$\text{MDD} = \frac{\max(\text{delay}) - \min(\text{delay})}{\max(\text{delay})}$$



## Normalized Delay




## Normalized Power Consumption







# Results: Normalized Energy Deviation



# Results: Maximum Deviation in Delay






## □ Monte Carlo (MC) analysis to evaluate robustness

- Industrial process variability models based on test data
- Inter and intra-die variability modeled


## □ MC simulations of post-layout extracted gates

- 5000 random samples
- Examine distribution of  $\Delta I$

# Robustness and Reliability (cont.)




# Robustness and Reliability (cont.)




# Robustness and Reliability (cont.)

## Distribution of Current (A/B = 0/0)




# Robustness and Reliability (cont.)


Distribution of Current (A/B = 0/0)




Distribution of Current (A/B = 1/1)



Distribution of Current (A/B = 0/1)






Distribution of Current (A/B = 1/0)




- ❑ **Apply TVD gates to example macro-blocks**
  - Subset of 9 ISCAS benchmark designs
- ❑ **Random selection of gate replacements**
  - Previous work on gate selection alg. orthogonal
  - 25%, 50%, and 100% replacement
- ❑ **Evaluated area, delay, and power overheads**
  - *Estimates* based on simulation of standard designs



# Macro-Block Overheads (cont.)



# Example 16b Adder Layout



- ❑ 16b adder with 100% gate replacement
- ❑ Homogenous grids of 2-input TVD logic gates
- ❑ Bank of latches between stages to color the logic

## □ **Threshold voltage defined logic style**

- Security not reliant on limited RE resolution
- Fully CMOS logic process compatible
- Modest area, power, and delay overheads
- Low side-channel emissions (power/timing)

## □ **Future directions**

- Silicon testchip validation
- Additional macro-block evaluation
- What if the manufacturing is not secure?

Thank You

