

A Separation and Protection Scheme for On-Chip Memory Blocks in FPGAs

Luis E. Ramírez Rivera, Xiaofang Wang, Danai Chasaki

FPGAs

- Field-Programmable
 Gate Arrays
- Configurable after manufacturing.
- Complex circuits can be designed.
- Lower frequency than most ASICs, but more flexible.



"Altera StratixIVGX FPGA" by Altera Corporation - Altera Corporation. Licensed under CC BY 3.0 via Commons - https://commons.wikimedia.org/wiki/File:Altera_StratixIVGX_FPGA.jpg

Types of Threats

Who

- The competition
- Black-hats (criminals)
- The government

What

- Find keys
- Steal bitstreams/IP
- Insert Hardware Trojan
- Learn sensitive data
- Deny service

Why

- Steal IPs to use, sell or reverse engineer
- Clone/Counterfeit
- Circumvent security measures
- Financial/identity fraud/theft
- Wreak havoc (e.g., power grid)
- How
 - Technical attack

Typical Memory Types in FPGAs

- Off-Chip
 - SRAM
 - SDRAM
 - Flash
 - RLDRAM
- On-Chip
 - Simple Flip-flops
 - Block RAM
 - Distributed RAM



Problem

On-chip memory is practically unprotected Flat memory-addressing scheme & nothing else!

- It is also becoming more plentiful
 - More data will be vulnerable
- Cannot use encryption for security
 - Encryption takes a long time
 - Uses a lot of resources

Security Policy

Three components: MID, PID, A

- Module ID: Identifier that specifies modules to access memory
- Privilege ID: Designates privilege value based on trust
- Action: Action to be performed on memory.
- Memory access can then be defined as

MemAccess = (MID, A, Data, Addr)

- This memory access is legal when, after a request, the MID is compared with a table of privileges and the comparison yields a true value.
- This security policy language allows us to be able to structure a design that disallows unauthorized access.

Separation Kernel

- Isolation technique that divides all resources under its control into blocks.
 - The actions of an active user in one block are isolated from another user in another block, unless an explicit means for that communication has been established.
- A separation kernel achieves isolation of different blocks by virtualizing shared resources.
 - To each user, each block appears to be completely accessible, but a security policy has ultimate control.
- This implemented separation kernel makes sure that:
 - Memory is allocated so users can access non-overlapping data
 - No simultaneous read-write access in memory by two users

Security Policy Implementing Kernel



Advantages:

- It is fast!
 - A fast state machine can be made to satisfy requirements
- Can be implemented with very little resource overhead
 - No BlockRAM is necessary for this solution
- Provides protection from unwanted access
 - Shared memory schemes are particularly benefitted
- It can be easily implemented in an existing design.

Reference Monitor

- Consists of a look-up table, a Finite-State Machine, and an arbiter
 - LUT has the PID for each MID.
 - Arbiter decides which IP goes in the FSM
 - FSM determines whether to allow or deny the memory access.
- Connects to two IPs each, and for communications between monitors, a crossbar switch was built.
- Each monitor connects to a Block RAM, creating a kernel block per each Block RAM
- Strict security concepts were implemented:
 - Internal components are isolated & data flushed out of buses

Reference Monitor



The Design



Implementation

- For the implementation of our separation kernel, the onchip memory block illustrated before was used as a true dual-port RAM memory
- The architecture was developed on a Xilinx Virtex-6 XC6VLX240T-IFFII6 board, by using the Xilinx Design Suite ISE 13.4.
- This entire system was tested at a operative frequency of 100 MHz using ModelSim SE 6.6f
- Its effective frequency in the physical device was 500 MHz

Results

| | 2 | | | | | | | | |
|--|----------------|------------|-----------|----------------|-------------|-----------|----------------|----------|-------------|
| 🔷 dk | 1 | | | | | | | | |
| 🔷 reset | 1 | | | | | | | | |
| INPUTS | | | | | | | | | |
| + | 1 | 1 | | | | | | | |
| 🛨 🔶 mem_data_in_1 | B10C0001 | B10C0001 | | | | | | | |
| + | 1F | 1F | | | | | | | |
| In the section in the section is a section in the section in the section in the section is a section in the section in the section in the section is a section in the section in the section in the section is a section in the section in the section in the section is a section in the sectio | 1 | | | | | | | | |
| — wid_1 | 3 | 3 | | | | | | | |
| + | B10C0002 | B10C0002 | | | | | | | |
| F- | 1A | 1A | | | | | | | |
| action in 2 | 0 | | | | | | | | |
| mid 2 | 7 | 7 | | | | | | | |
| + | 0000000 | 0000000 | | | | | BASSBASS | | |
| | 00 | 00 | | | | | 1F | | |
| fsm data from con | 0 | 0 | | | | | 1 | | |
| | 3 | 2 | | | | | <u> </u> | | |
| | 5 | <u> </u> | | | | | <u>v</u> | | |
| | | | Y. | | V- Vo | V- | | | |
| | 1 | | <u>/1</u> | (^u | | <u>/1</u> | | | 1 |
| + | IF B10C0001 | | | | | <u>u</u> | | | |
| + | B10C0001 | <u>B10</u> | <u>B1</u> | 0 | <u>B10</u> | B | <u>0</u> B/ | 5 310 | BA5 B1 |
| | 0 | | 0 | | | <u> </u> | 0 | | 0 |
| + | <u></u> | | | | 14 | | | <u> </u> | |
| + | | | 0 | B10 > | (<u>B1</u> | 0 | (<u>B10</u>) | B | 10 |
| write_enable | Z | | | | | | | | |
| read_enable | Ζ | | | | | | | | |
| 🛎 📰 💿 👘 Now | 1500 ns | | 600 | ns | | 650 ns | | 700 | liii)ns |

Results

| 🔶 dk | 0 | | | | | |
|-----------------------|----------|-----------------|----------|-----|----|--|
| INPUT_1 | | | | | | |
| 💶 🥎 mem_data_in_1 | BADD0001 | 1111B10C | BADD0001 | | | |
| + | 01F | 01F | | | | |
| action_in_1 | 1 | | | | | |
| | F | 3 | F | | | |
| INPUT_2 | | | | | | |
| ➡─� mem_data_in_2 | BADBAD02 | 2222B10C | BADBAD02 | | | |
| + | 01A | 01A | | | | |
| action_in_2 | 1 | | | | | |
| | F | 7 | | | | |
| RECEIVED | | | | | | |
| 🛨 🔶 mem_data_passed | 0000000 | 0101BA55 | 00000000 | | | |
| 💶 - 🔷 mem_addr_passed | 000 | 01E | 000 | | | |
| ➡→ fsm_data_from_con | 0 | 1 | 0 | | | |
| 💶> pid_passed | Z | 1 | | | | |
| ОЛТРИТ | | | | | | |
| ➡-� mem_addr_out | 01A | | | | | |
| 💶> mem_data_out | 2222B10C | 222 22 | 2 | | | |
| I write_enable | 1 | | | | | |
| read_enable | 0 | | | | | |
| 🛨 🔶 fsm_data_pass | 0 | <u>)2)0)2)0</u> |)2_)0 | | | |
| + | ZZZ | 01F 01F | 01F | | | |
| + | ZZZZZZZZ | (111) | (111) | | | |
| + | Z | | | | | |
| arbiter to fsm action | 0 | | | | | |
| 🕮 📰 💿 👘 Now | 1500 ns | 850 ns | | 900 | ns | |

Analysis

- The separation kernel designed has only one transition state between memory access.
- The number of clock cycles inside the monitor itself has been reduced by implementing pipelining between the internal components.
- This allows for the monitor to be used in throughput-heavy and lowlatency applications, such as burst-read or burst-write memory access.

| Resource | | | Entire | Design | Monitor Only | | |
|----------|-------------------------|----------------|---------------|--------|--------------------------|--------|--|
| | | Used/Available | | % Used | Used/Available | % Used | |
| Slic | e Registers | 1,332/301,440 | | ١% | 360/301,440 | ۱% | |
| | LUTs 1,601/150 | | ,720 7% | | 588/150,720 | ۱% | |
| Bl | ock RAMs | 8, 192/58,400 | | 14% | 0/58,400 | 0% | |
| | Performance On Delay | | Original | | Worked Design | | |
| | | | I Clock cycle | | 3 Clock cycles (average) | | |
| | Size Overhead | | | None | Very Small | | |
| | Security Achieved | | | None | Separation Kernel Design | | |
| | HOST Symposium 5/27/16 | | | | | | |

Conclusion

- The work provided here shows a memory security scheme that has been designed and implemented for onchip memory inside FPGAs.
- The simulations show that the separation kernel that was designed is successful in securing the on-chip memory from unauthorized accesses from IPs whom are untrusted.
- The work here can be expanded to include other security concerns such as integrity checks for the memory to detect tampered memory values, and the implementation of a different architecture to organize the communication between monitors.

References

- [1] S. Mal-Sarkar and A. Krishna, "Hardware trojan attacks in FPGA devices: threat analysis and effective counter measures," in Proc. 24th edition of the great lakes symposium on VLSI (GLSVLSI '14), 2014, pp. 287–292.
- [2] L. Fiorin and S. Lukovic, "Implementation of a reconfigurable data protection module for NoC-based MPSoCs," in IEEE Int'l Symp. On Parallel and Distributed Processing (IPDPS '08), 2008, pp. 14–18.
- [3] T. Levin and C. Irvine, "A Least Privilege Model for Static Separation Kernels," in E-business and Telecommunication Networks, vol. 9 of Communications in Computer and Information Science, 2008, pp. 146–158.
- [4] T. Huffmire and S. Prasad, "Policy-Driven Memory Protection for Reconfigurable Hardware," in Proc. of 11th European Symposium on Research in Computer Security, 2008, pp. 461–478.
- [5] XILINX. (2011) Virtex-6 FPGA Memory Resources User Guide. ug363.pdf. [Online]. Available: http://www.xilinx.com/support/documentation/user guides/
- [6] XILINX. (2015) UltraScale FPGA Overview. ds890.pdf [Online]. Available: http://www.xilinx.com/support/documentation/data sheets/ds890ultrascale-overview.pdf